Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
| stm32:peripherals:nvic [2022/12/27 18:43] – ruan | stm32:peripherals:nvic [2022/12/27 18:53] (current) – ruan | ||
|---|---|---|---|
| Line 19: | Line 19: | ||
| ==== NVIC - ISERx ==== | ==== NVIC - ISERx ==== | ||
| - | === ISER0 === | + | === ISER0 - Interrupt set enable register |
| - | + | ||
| - | Interrupt set enable register | + | |
| \\ {{nvic_reg_iser1.svg}} \\ \\ | \\ {{nvic_reg_iser1.svg}} \\ \\ | ||
| - | === ISER1 === | + | === ISER1 Interrupt set enable register |
| - | + | ||
| - | Interrupt set enable register | + | |
| \\ {{nvic_reg_iser2.svg}} \\ \\ | \\ {{nvic_reg_iser2.svg}} \\ \\ | ||
| - | === ISER2 === | + | === ISER2 - Interrupt set enable register |
| - | + | ||
| - | Interrupt set enable register | + | |
| \\ {{nvic_reg_iser3.svg}} \\ \\ | \\ {{nvic_reg_iser3.svg}} \\ \\ | ||
| Line 43: | Line 37: | ||
| ==== NVIC - ICERx ==== | ==== NVIC - ICERx ==== | ||
| - | === ICER0 === | + | === ICER0 - Interrupt clear enable register |
| - | + | ||
| - | Interrupt clear enable register | + | |
| \\ {{nvic_reg_icer1.svg}} \\ \\ | \\ {{nvic_reg_icer1.svg}} \\ \\ | ||
| - | === ICER1 === | + | === ICER1 - Interrupt clear enable register |
| - | + | ||
| - | Interrupt clear enable register | + | |
| \\ {{nvic_reg_icer2.svg}} \\ \\ | \\ {{nvic_reg_icer2.svg}} \\ \\ | ||
| - | === ICER2 === | + | === ICER2 - Interrupt clear enable register |
| - | + | ||
| - | Interrupt clear enable register | + | |
| \\ {{nvic_reg_icer3.svg}} \\ \\ | \\ {{nvic_reg_icer3.svg}} \\ \\ | ||