Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision		 Previous revision
stm32:peripherals:adc [2017/08/24 09:05] – ruanstm32:peripherals:adc [2022/12/28 08:11] (current) – ruan
Line 15: Line 15:
   * DMA and Interrupt support.   * DMA and Interrupt support.
 \\ \\
- 
-===== Programming Example ===== 
- 
-<code c> 
-#include "reg_stm32f4xx.h" 
- 
-RCC->AHBENR[0] |= (0x1 <<  5u);         /* Enable GPIOF clock. */ 
-RCC->APBENR[1] |= (0x1 << 10u);         /* Enable ADC3 clock. */ 
- 
-/* Configure GPIO pin F.6 in analog input mode. */ 
-GPIOA->MODER |= ~(0x3 << 6u);         /* Set pin 6 to analog input mode. */ 
- 
-/* No ADC common configuration, ADCCLK => PCLK2 / 2 => 42 MHz. */ 
- 
-/* Configure ADC3 channel 4. */ 
-ADC3->CR1 |= (0x3 << 24u);            /* Set resolution to 6 bit. */ 
-ADC3->SQR3 |= (4u << 0u);             /* Channel 4 first in conversion sequence (SQ1). */ 
-ADC3->SQR1 |= (0x0 << 20u);           /* Set L to 0 -> only 1 channel (SQ1) in sequence. */ 
-ADC3->CR2 |= (0x1 << 0u);             /* Enable ADC3. */ 
- 
-/* Start conversion */ 
-uint32_t data; 
-ADC3->CR2 |= (0x1 << 30u);            /* Start conversion. */ 
-while (!(ADC3->SR & (0x1 << 1u)));    /* Wait for EOC flag (end of conversion). */ 
-data = ADC3->DR; 
-</code> 
-\\ 
- 
-> {{logo_hal.svg?72px |}} **Hardware Abstraction Layer** 
-> [[https://ennis.zhaw.ch/hal/structreg__adc__t.html | Register Types]] 
-> [[https://ennis.zhaw.ch/hal/hal__adc_8h.html | InES ADC HAL Interface]] 
-\\ 
- 
 ===== Configuration Registers ===== ===== Configuration Registers =====
  
-==== ADCCOM→CCR ==== +==== ADC_CCR - Common control register ====
- +
-Common control register+
  
 \\ {{adc_reg_ccr.svg}} \\ \\ \\ {{adc_reg_ccr.svg}} \\ \\
Line 62: Line 27:
 |:::|11|ADCCLK => f<sub>PCLK2</sub> / 8| |:::|11|ADCCLK => f<sub>PCLK2</sub> / 8|
  
-==== ADCx→CRx ==== +==== ADCx_CR1 - Configuration register 1 ====
- +
-=== ADCx→CR1 === +
- +
-Configuration register 1+
  
 \\ {{adc_reg_cr1.svg}} \\ \\ \\ {{adc_reg_cr1.svg}} \\ \\
Line 78: Line 39:
 |:::|11|6 bit, 9 ADCCLK cycles conversion time| |:::|11|6 bit, 9 ADCCLK cycles conversion time|
  
-=== ADCx→CR2 === +==== ADCx_CR2 - Configuration register 2 ====
- +
-Configuration register 2+
  
 \\ {{adc_reg_cr2.svg}} \\ \\ \\ {{adc_reg_cr2.svg}} \\ \\
Line 106: Line 65:
 |:::|1|Start conversion of regular channels||| |:::|1|Start conversion of regular channels|||
  
-==== ADCx→SMPRx ==== +==== ADCx_SMPR1 - Sample time register 1 ====
- +
-=== ADCx→SMPR1 === +
- +
-Sample time register 1+
  
 \\ {{adc_reg_smpr1.svg}} \\ \\ \\ {{adc_reg_smpr1.svg}} \\ \\
  
-=== ADCx→SMPR2 === +==== ADCx_SMPR2 - Sample time register 2 ====
- +
-Sample time register 2+
  
 \\ {{adc_reg_smpr2.svg}} \\ \\ \\ {{adc_reg_smpr2.svg}} \\ \\
Line 128: Line 81:
 |:::|011|56 cycles sampling time|111|480 cycles sampling time| |:::|011|56 cycles sampling time|111|480 cycles sampling time|
  
-==== ADCx→SQRx ==== +==== ADCx_SQR1 - Sequence register 1 ====
- +
-=== ADCx→SQR1 === +
- +
-Sequence register 1+
  
 \\ {{adc_reg_sqr1.svg}} \\ \\ \\ {{adc_reg_sqr1.svg}} \\ \\
  
-=== ADCx→SQR2 === +==== ADCx_SQR2 - Sequence register 2 ====
- +
-Sequence register 2+
  
 \\ {{adc_reg_sqr2.svg}} \\ \\ \\ {{adc_reg_sqr2.svg}} \\ \\
  
-=== ADCx→SQR3 === +==== ADCx_SQR3 - Sequence register 3 ====
- +
-Sequence register 3+
  
 \\ {{adc_reg_sqr3.svg}} \\ \\ \\ {{adc_reg_sqr3.svg}} \\ \\
Line 159: Line 104:
 ===== Status Register ===== ===== Status Register =====
  
-==== ADCx→SR ==== +==== ADCx_SR - Status register ====
- +
-Status register+
  
 \\ {{adc_reg_sr.svg}} \\ \\ \\ {{adc_reg_sr.svg}} \\ \\
Line 169: Line 112:
 ===== Data Register ===== ===== Data Register =====
  
-==== ADCx→DR ==== +==== ADCx_DR - Data register ====
- +
-Data register+
  
 \\ {{adc_reg_dr.svg}} \\ \\ \\ {{adc_reg_dr.svg}} \\ \\
Line 177: Line 118:
 * Register is read only \\ \\ * Register is read only \\ \\
  
-===== Legend =====+===== Programming Example =====
  
-\\ {{legende.svg}} \\ \\+<code c> 
 +#include "reg_stm32f4xx.h"
  
 +RCC->AHBENR[0] |= (0x1 <<  5u);         /* Enable GPIOF clock. */
 +RCC->APBENR[1] |= (0x1 << 10u);         /* Enable ADC3 clock. */
 +
 +/* Configure GPIO pin F.6 in analog input mode. */
 +GPIOA->MODER |= ~(0x3 << 6u);         /* Set pin 6 to analog input mode. */
 +
 +/* No ADC common configuration, ADCCLK => PCLK2 / 2 => 42 MHz. */
 +
 +/* Configure ADC3 channel 4. */
 +ADC3->CR1 |= (0x3 << 24u);            /* Set resolution to 6 bit. */
 +ADC3->SQR3 |= (4u << 0u);             /* Channel 4 first in conversion sequence (SQ1). */
 +ADC3->SQR1 |= (0x0 << 20u);           /* Set L to 0 -> only 1 channel (SQ1) in sequence. */
 +ADC3->CR2 |= (0x1 << 0u);             /* Enable ADC3. */
 +
 +/* Start conversion */
 +uint32_t data;
 +ADC3->CR2 |= (0x1 << 30u);            /* Start conversion. */
 +while (!(ADC3->SR & (0x1 << 1u)));    /* Wait for EOC flag (end of conversion). */
 +data = ADC3->DR;
 +</code>
 +\\
  
  • stm32/peripherals/adc.1503565541.txt.gz
  • Last modified: 2017/08/24 09:05
  • by ruan